Back | [CNDS] 

 

82559-based LAN device

 

Related
links

[Hub-based]
[PCI]
[AGP]

[IEEE 802.11b]

The Intel 82559 supports both 10 and 100 Mbps (using IEEE 802.3u auto-negotiation) and integrates with PCI-based systems. It is typically used for PC LAN On Motherboard (LOM) designs, embedded systems and networking system products. A major advantage of this device is that it supports ACPI (Advanced Configuration and Power Interface), which allows the device to shutdown and wake-up on an interesting data packet. It also allows the device to be powered-down and then remotely awoken.
Figure 1 shows how the 82559 integrates into a modern hub-based system. The proc-essor (SC242) interfaces directly to the memory hub controller, which then interfaces with a PCI interface controller (in this case it is the PC164H, but it can equally interface to an I/O controller hub, such as 82801A device), which converts the memory hub controller interface to 32-bit and 64-bit PCI busses. The LOM interfaces directly onto the 32-bit PCI bus.

Figure 1: LOM integrated with PC system (© billatnapier)

The main network connections are:

TDP/TDN. Analogue twisted-pair transmit differential pairs. These connect directly to an isolating transformer.
RDP/RDN. Analogue twisted-pair transmit receive pairs. These connect directly to an isolating transformer.
ACTIVELED# - Activity LED (active low). This shows that there is activity on the link, and can be directly connected to an LED (as it can sink up to 10mA of current).
LILED# - Link integrity (active low). This shows that the link is still connected, and can be directly connected to an LED (as it can sink up to 10mA of current).
SPEEDLED# - Speed LED (active low). This shows the connected speed (either 10Mbps or 100Mbps).
RBIAS100 - Reference bias resistor for 100Mbps. Typically set to 619W.
RBIAS10 - Reference bias resistor for 10Mbps. Typically set to 549W.
VREF - 1.5V reference voltage.

The 82559 can derive its timings from an internal 25MHz clock, or an external clock can be applied to the X1/X2 inputs. Figure 2 outlines how it interfaces to an RJ-45 connector. Notice that the transmit and receive lines must be isolated through a 1:1 transformer before they connect to the network interface.

Figure 2: 82559 interface to an RJ-45 connector

 
   

Design  | SFC  |  NOS  |  Code |  Diary  | WWW |  Essay |  Cisco | [Home]